- 相關(guān)推薦
集成電路設(shè)計(jì)英文簡(jiǎn)歷表格
本以為簡(jiǎn)歷只不過(guò)是自己的一張名片，只需將個(gè)人信息大差不差的在簡(jiǎn)歷中 書(shū)寫(xiě)出來(lái)遞交即可，求職者萬(wàn)萬(wàn)沒(méi)有想到并不被他們關(guān)注的簡(jiǎn)歷竟然還擁有著如此重要的作用。在對(duì)簡(jiǎn)歷了解不多的情況下運(yùn)用一些機(jī)構(gòu)并不嚴(yán)謹(jǐn)?shù)脑~匯進(jìn)行簡(jiǎn)歷的 構(gòu)建，如此遞交出去，招聘方看不懂，求職者也會(huì)在渾渾噩噩的情況下錯(cuò)失就職的機(jī)會(huì)，這對(duì)求職者來(lái)說(shuō)，無(wú)疑是最大的損失。
要知道沒(méi)有方向的付出，永遠(yuǎn)也不會(huì)有回報(bào)，并非所有的簡(jiǎn)歷都是如此，一些求職者為完善簡(jiǎn)歷的實(shí)用性，也會(huì)針對(duì)性的通過(guò)簡(jiǎn)單陳述來(lái)將個(gè)人優(yōu)勢(shì)淋漓盡致的表達(dá)出來(lái)，依托這種理念制作出的簡(jiǎn)歷，即便沒(méi)有太多的詞匯用以渲染，它的實(shí)際使用能力依舊非常出色。
不僅只是求職，做任何事情，一旦失敗，我們都可以從中找尋原因，只要找到病根繼而對(duì)此加以改正，即可為下一次努力做足準(zhǔn)備，這也是為何有些求職者可書(shū)寫(xiě)出高質(zhì)量簡(jiǎn)歷，而有些求職者只能屈居人后的原因所在。
下面是yjbys小編分享的集成電路設(shè)計(jì)英文簡(jiǎn)歷表格，更多相關(guān)信息請(qǐng)點(diǎn)擊(www.ruiwen.com/jianli)。
| Name：yjbys | Hukou： | |||||
| Residency： | Work Experience： | |||||
| Current Salary： | Tel： | |||||
| E-mail：www.ruiwen.com/jianli | ||||||
| Career Objective | ||||||
| Desired Industry： | Electronics/Semiconductor/IC | |||||
| Desired Position： | IC Design/Application Engineer | |||||
| Desired address： | Shanghai ,Beijing ,Shenzhen | Desired Salary： | ￥10,000-14,999/Month | |||
| Work Experience | ||||||
| 2003/02—Present | ***Company | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Analog circuits design include CMOS Operational Amplifiers design, Switched Capacitor circuits, clock detecting, clock design, bandgap, PLL, power on reset etc Attend system design use matlab and verify the data from hspice using matlab digital synthesis using Synopsys_DC, timing analysis, Formality, create circuit framework, P&R using Apollo Interaction with layout designer for analog circuit’s layout. |
||||||
| 2001/02—2003/02 | STATE Microelectronics Co. LTD | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Create model of unit, circuit analysis and simulation, writing test coding, chip testing Study IC design tools: hspice star_sim verilog_XL NCverilog Synopsys Design Compiler/Analyzer etc Study Computer architecture. |
||||||
| 2000/07—2001/02 | LianShun(DaLian) Microelectronics Co. Limited | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Practice in IC foundry for 2 months; Study drawing layout、circuit simulation 、writing program use verilog Participate in designing the chip for music. |
||||||
| Education and Training | ||||||
| 1996/09—2000/07 | Hunan University Microelectronics Bachelor | |||||
| Circuit; Analog/digital/high frequency electronics technique; HW and interface of computer; Programming of ASM; C programming; IC theory; IC application; Microelectronic devices; Transistor theory ; Semiconductor Physics , Professional physical ,theory and application of sensor, Theory of TV etc | ||||||
| Professional Skills | ||||||
| Language Skills： | English GOOD | |||||
| Self-appraisal | ||||||
| Aspire to employ new ideas, concepts, methods and technologies Energetic and self-motivated team player Excellent communication, interpersonal, and leadership skills Thrive in both independent and collaborative work environments. | ||||||
【集成電路設(shè)計(jì)英文簡(jiǎn)歷表格】相關(guān)文章：
英文簡(jiǎn)歷空白表格01-16
英文簡(jiǎn)歷表格形式01-02
英文簡(jiǎn)歷表格范例02-20
翻譯-英文簡(jiǎn)歷表格01-18
時(shí)尚的英文簡(jiǎn)歷表格02-20
助教英文簡(jiǎn)歷表格12-30
共享英文簡(jiǎn)歷表格01-18
碩士英文簡(jiǎn)歷表格02-19
外企英文簡(jiǎn)歷表格03-09