- 相關(guān)推薦
電子學(xué)英文簡(jiǎn)歷表格
在一份個(gè)人簡(jiǎn)歷上即便是針對(duì)招聘要求來(lái)寫，也必然存在很多方面的個(gè)人主觀意識(shí)。以此在個(gè)人簡(jiǎn)歷上也必然存在一些有重點(diǎn)的部分，以及非重點(diǎn)的部分。在寫作的時(shí)候哪些重點(diǎn)部分一定要非常突出，這樣在對(duì)方短暫的瀏覽中就可以留下非常深刻的印象。當(dāng)然，個(gè)人簡(jiǎn)歷中的重點(diǎn)部分也是要有針對(duì)的寫，最好是自己的優(yōu)勢(shì)所在。
誠(chéng)心實(shí)意的來(lái)求職在個(gè)人簡(jiǎn)歷必然不會(huì)出現(xiàn)胡說(shuō)八道的情況，語(yǔ)言的使用對(duì)個(gè)人簡(jiǎn)歷的整體效果影響非常大。在語(yǔ)言的使用上，不是說(shuō)沒(méi)有錯(cuò)誤就行了，更高的要求則是語(yǔ)言的使用要精準(zhǔn)，要有非常高的概括力，表達(dá)上要清洗明了。當(dāng)然也要講究語(yǔ)言使用的實(shí)事求是。語(yǔ)言的使用上，可以從溝通方面、創(chuàng)作力方面、成就方面幾大要點(diǎn)上來(lái)突破。
從整體上把握很高個(gè)人簡(jiǎn)歷的效果，必然也少不了細(xì)節(jié)方面。而個(gè)人簡(jiǎn)歷的細(xì)節(jié)部分值得注意的還很多，像是紙張的使用、打印的排版、打印的效果、錯(cuò)別字、時(shí)間以及經(jīng)驗(yàn)上的邏輯問(wèn)題，標(biāo)點(diǎn)的使用，還有整體的信息表述等等。
以下是yjbys小編和大家分享的電子學(xué)英文簡(jiǎn)歷表格，更多相關(guān)信息請(qǐng)?jiān)L問(wèn)(www.ruiwen.com/jianli)。
| Name：yjbys | Hukou： | |||||
| Residency： | Work Experience： | |||||
| Current Salary： | Tel： | |||||
| E-mail：www.ruiwen.com/jianli | ||||||
| Career Objective | ||||||
| Desired Industry： | Electronics/Semiconductor/IC | |||||
| Desired Position： | IC Design/Application Engineer | |||||
| Desired address： | Shanghai ,Beijing ,Shenzhen | Desired Salary： | ￥10,000-14,999/Month | |||
| Work Experience | ||||||
| 2003/02—Present | ***Company | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Analog circuits design include CMOS Operational Amplifiers design, Switched Capacitor circuits, clock detecting, clock design, bandgap, PLL, power on reset etc Attend system design use matlab and verify the data from hspice using matlab digital synthesis using Synopsys_DC, timing analysis, Formality, create circuit framework, P&R using Apollo Interaction with layout designer for analog circuit’s layout. |
||||||
| 2001/02—2003/02 | STATE Microelectronics Co. LTD | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Create model of unit, circuit analysis and simulation, writing test coding, chip testing Study IC design tools: hspice star_sim verilog_XL NCverilog Synopsys Design Compiler/Analyzer etc Study Computer architecture. |
||||||
| 2000/07—2001/02 | LianShun(DaLian) Microelectronics Co. Limited | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Practice in IC foundry for 2 months; Study drawing layout、circuit simulation 、writing program use verilog Participate in designing the chip for music. |
||||||
| Education and Training | ||||||
| 1996/09—2000/07 | Hunan University Microelectronics Bachelor | |||||
| Circuit; Analog/digital/high frequency electronics technique; HW and interface of computer; Programming of ASM; C programming; IC theory; IC application; Microelectronic devices; Transistor theory ; Semiconductor Physics , Professional physical ,theory and application of sensor, Theory of TV etc | ||||||
| Professional Skills | ||||||
| Language Skills： | English GOOD | |||||
| Self-appraisal | ||||||
| Aspire to employ new ideas, concepts, methods and technologies Energetic and self-motivated team player Excellent communication, interpersonal, and leadership skills Thrive in both independent and collaborative work environments. | ||||||
【電子學(xué)英文簡(jiǎn)歷表格】相關(guān)文章：
英文簡(jiǎn)歷表格范文表格06-10
英文簡(jiǎn)歷通用表格06-11
英文簡(jiǎn)歷模板表格05-31
英文簡(jiǎn)歷的范文表格06-12
英文簡(jiǎn)歷空白表格06-12
英文簡(jiǎn)歷范文表格06-07
翻譯-英文簡(jiǎn)歷表格06-15
文秘英文簡(jiǎn)歷表格05-04
英文簡(jiǎn)歷表格范文05-08